3

5

6

7

8

9 10

<u>1</u>1

22

23

24

25

1

2

3

CLAIMS

What is claimed is:

1 1.	An	apparatus	comprising
------	----	-----------	------------

- a data alignment device including
- a plurality of input channels to receive a stream of input characters;
 - a control code detector coupled to the plurality of input channels to detect the occurrence of an aligning character in each input channel;
 - a plurality of buffers, each buffer coupled to one input channel to store the input characters received over that input channel;
 - a plurality of output channels, each output channel coupled to one buffer and to a corresponding input channel to transmit a stream of characters from the corresponding buffer; and
 - a control unit coupled to the control code detector and buffers, and configured to monitor the occurrence of an aligning character in each input channel, to hold the aligning character and subsequently received input characters for each input channel in the corresponding buffer until an aligning character has been detected on every input channel, then resume transmissions over all of the output channels starting with each aligning character on the corresponding buffers and then the subsequently received input characters in the order in which they were received.
- 2. The apparatus of claim 1 wherein the control unit is configured to generate filler characters and transmit them over those output channels where an aligning character has been detected on its corresponding input channel.

- 1 3. The apparatus of claim 1 wherein the control unit to stop
- 2 generating and transmitting the filler characters once an
- 3 aligning character has been detected on every input channel.
- 1 4. The apparatus of claim 1 wherein the plurality of buffers
- 2 are configured as first-in, first-out stacks.
- 1 5. The apparatus of claim 1 wherein transmissions over the
- 2 plurality of output channels includes digital transmissions.
- 1 6. The apparatus of claim 1 further comprising:
 - an output clock to transmit one character over each output channel on each clock cycle.
 - 7. The apparatus of claim 1 wherein the control unit to stop holding the aligning character and subsequently received input characters for each input channel in the corresponding buffer if an aligning character has not been detected on every input channel within a given period of time from the first detected aligning character.
 - 8. The apparatus of claim 1 wherein the control unit stops holding the aligning character and subsequently received input
- 3 characters for each input channel in the corresponding buffer
- 4 if an aligning character has not been detected on every input
- 5 channel within a given number of characters from the first
- 6 detected aligning character.
- 1 9. The apparatus of claim 1 wherein the aligning character
- 2 is the character /A/.
- 1 10. The apparatus of claim 1 wherein the filler character is
- 2 the character /R/.
- 1 11. The apparatus of claim 1 further comprising:

a rate matching device including

a plurality of input channels coupled to the plurality of output channels of the data alignment device to receive the output stream of characters from the data alignment device;

a buffer coupled to the plurality of input channels to store the characters received over the input channels of the rate matching device;

a plurality of output channels coupled to the buffer and each output channel corresponding to one input channel of the rate matching device to transmit a stream of characters from the buffer; and

a control unit coupled to the buffer and configured to control the transmission of characters from the buffer, insert a filler character if an underflow condition is detected, and remove a filler character if an overflow condition is detected.

- 12. The apparatus of claim 11 further comprising:
 a data counter to monitor the number of data stored in
 the rate matching buffer at any one time.
- 13. The apparatus of claim 11 wherein the buffer for the rate matching device is configured as a first-in, first-out buffer stack with six storage elements.
- 14. The apparatus of claim 11 further comprising:

a control code detector for the rate matching device coupled to the plurality of input channels to detect the occurrence of an aligning character in each input channel for the rate matching device before initiating the transmission of characters from the buffer.

- 1 15. The apparatus of claim 11 wherein the control unit for
- 2 the rate matching device only removes or inserts the filler
- 3 character during the interval between two data packets.
- 1 16. The apparatus of claim 11 wherein the buffer for the rate
- 2 matching device comprises one buffer for each input channel to
- 3 the rate matching device.
- 1 17. The apparatus of claim 11 wherein the control unit of the
- 2 rate matching device does not begin to transmit characters
- 3 from the rate matching buffer until a plurality of characters
- 4 have been stored in the rate matching buffer.
 - 18. The apparatus of claim 11 wherein the transmission of characters from the rate matching buffer is synchronous over all output channels for the rate matching device.
 - 19. The apparatus of claim 11 wherein the apparatus comprises an integrated circuit device.
 - 20. A method comprising:
 - aligning one or more transmission channels including,
 - detecting the occurrence of an aligning character in a plurality of input channels;
 - stalling the retransmission of the aligning
 - character and the subsequently received characters
- for each transmission channel where an aligning
- 8 character has been received until an aligning
 - character has been detected on every input
- 10 channel; and
- 11 transmitting the stalled characters, starting with
- the aligning characters and continuing with the
- 13 subsequently received characters once an aligning

14	character	has	been	received	on	every	input
15	channel.						

- 1 21. The method of claim 20 wherein first received characters
- 2 are transmitted first.
- 1 22. The method of claim 20 wherein transmitting the stalled
- 2 characters comprises transmitting synchronously over all
- 3 output channels.
- 1 23. The method of claim 20 further comprising:

buffering the aligning character and subsequently received characters for each input channel in a buffer until an aligning character has been detected on every input channel.

24. The method of claim 23 further comprising:

resetting the buffer if an aligning character is not detected in every input channel within a maximum number of characters from the first received aligning character in any input channel.

- 25. The method of claim 20 wherein the aligning character is the character /A/.
- 1 26. The method of claim 20 further comprising:
- 2 transmitting one or more filler characters over an output
- 3 channel corresponding to an input channel on which an aligning
- 4 character has been detected until an aligning character has
- 5 been detected in every input channel.
- 1 27. The method of claim 26 wherein the filler character is
- 2 the character /R/.
- 1 28. The method of claim 20 further comprising:

2	matching the transmission rates of a first clock to the							
3	transmission rates of a second clock including,							
4	receiving one or more characters over a plurality of							
5	input channels synchronized by the first clock;							
6	buffering the characters received;							
7	transmitting the one or more buffered characters							
8	over one or more output channels synchronized by							
9	the second clock;							
10	inserting a filler character in each output channel							
11	if an underflow condition is detected; and							
12	removing a filler character in each output channel							
13	if an overflow condition is detected.							
1	29. The method of claim 28 wherein matching the transmission							
2	rates further comprises: ·							
13	awaiting the synchronous detection of an aligning							
4	character in each input channel before initiating							
5	the transmission of characters from the buffer.							
	30. The method of claim 28 wherein matching the transmission							
_2	rates removing and inserting the filler character only occurs							
	during the interval between two data packets.							
Andrews								
	31. The method of claim 28 wherein transmission of buffered							
2	characters does not begin until a plurality of characters have							
3	been buffered.							
1	32. The method of claim 28 wherein the transmission of the							
2	buffered characters is synchronous over all output channels							
_	marror or other account of a little and a li							

2 means for detecting the occurrence of an aligning

3 character in a plurality of input channels;

for the rate matching device.

3

4

means for stalling the retransmission of the aligning character and the subsequently received input characters for each input channel where an aligning character has been received until an aligning character has been detected on every input channel; and

means for transmitting the stalled characters, starting with the aligning characters and continuing with the subsequently received characters, once an aligning character has been received in every input channel.

34. The channel alignment system of claim 33 further comprising:

means for buffering the aligning character and subsequently received input characters for each input channel in a buffer until an aligning character has been detected in every input channel.

35. The channel alignment system of claim 34 further comprising:

means for resetting the buffer if an aligning character is not detected in every input channel within a maximum number of characters from the first received aligning character in any input channel.

36. The channel alignment system of claim 33 further comprising:

means for transmitting one or more filler characters over an output channel corresponding to an input channel on which an aligning character has been detected until an aligning character has been detected in every input channel.

37. The channel alignment system of claim 36 further comprising:

means for synchronously transmitting over all output channels.

-25-

3

5

6

7

8

9

10

1

2

3

4

5

7

8

1

2

38. A rate matching system comprising:

means for receiving one or more characters over a plurality of input channels synchronized by a first clock;

means for transmitting the one or more received characters over one or more output channels synchronized by a second clock; and

means for inserting a filler character in each output channel if an underflow condition is detected.

- 39. The rate matching system of claim 38 further comprising: means for buffering the characters received.
- 40. The rate matching system of claim 38 further comprising:
 means for removing a filler character in each output
 channel if an overflow condition is detected.
- 41. The rate matching system of claim 40 wherein an underflow condition occurs when the second clock is faster than the first clock.
- 42. The rate matching system of claim 38 wherein an overflow condition occurs when the first clock is faster than the second clock.
- 43. An integrated circuit device for aligning communication channels comprising:
- a control code detector to detect aligning codes in a plurality of transmission channels;
- a plurality of buffers to store the data from the transmission channels; and
- a control unit coupled to the control code detector and buffers, and configured to monitor the occurrence of aligning codes, to hold the aligning codes until aligning codes have been detected in all transmission channels, then synchronously

2

- 11 transmit the content of the buffers starting with the aligning
- 12 codes.
- 1 44. The integrated circuit device of claim 43 wherein the
- 2 control unit is configured to generate and transmit filler
- 3 characters until aligning codes have been received over every
- 4 transmission channel.
 - 45. An integrated circuit device for matching the cycles of two clocks in a communication device comprising:
 - a buffer to store a plurality of characters received; and
 - a control unit coupled to the buffer and configured to control the transmission of characters from the buffer, insert a filler character if an underflow condition is detected, and remove a filler character if an overflow condition is detected.
 - 46. The integrated circuit device of claim 45 further comprising a control code detector to detect the occurrence of an aligning codes before initiating the transmission of characters from the buffer.
 - 47. The integrated circuit device of claim 45 wherein an underflow condition is detected when the number of characters in the buffer decreases below a certain minimum number.
- 1 48. The integrated circuit device of claim 45 wherein an2 overflow condition is detected when the number of characters
- 3 in the buffer increases above a certain maximum number.
- 1 49. The integrated circuit device of claim 45 wherein if an
- 2 underflow condition is detected a filler character is inserted
- 3 into the buffer.

1	50. The integrated circuit device of claim 45 wherein if an
2	overflow condition is detected a filler character is removed
3	from the buffer.
1	51. A method for aligning one or more transmission channels
2	comprising:
3	detecting the occurrence of an aligning character in a
4	plurality of input channels;
5	buffering the aligning character and subsequently
6	received input characters for each input channel in a
7	buffer until an aligning character has been detected
8	every input channel;
_9	stalling the transmission of the aligning character and

stalling the transmission of the aligning character and the subsequently received input characters for each input channel where an aligning character has been received until an aligning character has been detected in every input channel;

in

- channel corresponding to an input channel on which an aligning character has been detected until an aligning character has been detected in every input channel; and
- transmitting the buffered characters, starting with the aligning characters and continuing with the subsequently received characters, once an aligning character has been received in every input channel.
- 1 52. The method of claim 51 wherein first received characters2 are transmitted first.
- 1 53. The method of claim 51 wherein transmitting the buffered2 characters comprises transmitting synchronously over all
- 3 output channels.

19

20

21

1 54. The method of claim 51 further comprising:

1

2

_3

4

2	resetting the buffer if an aligning character is not
3	detected in every input channel within a maximum number of
4	characters from the first received aligning character in any
5	input channel.

- 1 55. The method of claim 51 wherein the aligning character is 2 the character /A/.
- 1 56. The method of claim 51 wherein the filler character is the character /R/.
 - 57. A method for matching the transmission rates of a first clock to the transmission rates of a second clock comprising: receiving one or more characters over a plurality of input channels synchronized by the first clock; transmitting the one or more received characters over one or more output channels synchronized by the second clock; and inserting a filler character in each output channel if an underflow condition is detected.
 - 58. The method of claim 57 for matching the transmission rates of a first clock to the transmission rates of a second clock further comprising:

buffering the characters received.

- 1 59. The method of claim 57 for matching the transmission
 2 rates of a first clock to the transmission rates of a second
 3 clock further comprising:
- removing a filler character in each output channel if an overflow condition is detected.
- 1 60. The method of claim 57 for matching the transmission 2 rates of a first clock to the transmission rates of a second 3 clock further comprising:

4	awaiting	g the sy	mchronous	detection	of an	aligning
5	character in	each in	put channe	el before	initiat	ing the
6	transmission	of char	acters fro	om the buf	fer.	

- 61. The method of claim 57 for matching the transmission rates of a first clock to the transmission rates of a second clock further comprising:
- removing and inserting the filler character only occurs during the interval between two data packets.

1

1

3

4